Design and Realisation of a Parallel Systolic Architecture Dedicated to Aerial Image Matching
نویسندگان
چکیده
This paper addresses a hardware design of low cost, real time (faster than video rate) and suitable for on board applications systolic VLSI circuit, named pPD, for aerial image matching. Matching operation temporal results from Pentium PC200 (software simulation of the pPD) and estimated with Xilinx XC 6264 (encompassing pPD) working at 50 MHz are provided : the speed up factor is 2000 with frequency equivalent systems.
منابع مشابه
Design and FPGA Implementation of Systolic Array Architecture for Full Search Block Matching Algorithm
In digital video coding applications, adjacent frames look similar and changes are due to the movement of the object or the camera. So their spatial and temporal redundancy must be exploited to obtain reduced data to store and transmit. The motion between two consecutive images can be estimated using Full Search Block Matching Algorithm (FSBMA). This algorithm determines motion by pixel-by-pixe...
متن کاملLossless Microarray Image Compression by Hardware Array Compactor
Microarray technology is a new and powerful tool for concurrent monitoring of large number of genes expressions. Each microarray experiment produces hundreds of images. Each digital image requires a large storage space. Hence, real-time processing of these images and transmission of them necessitates efficient and custom-made lossless compression schemes. In this paper, we offer a new archi...
متن کاملImplementation of Systolic Array Architecture for Full Search Block Matching Algorithm on FPGA
Today’s technological growth in the semiconductor industry has created unprecedented demand for electronic gadgets that are very sophisticated and user friendly. Interfaces with audio/video capabilities have further enhanced the demand for the products in the market. Video data needs to be compressed before storage and transmission; complex algorithms are required to eliminate the redundancy, e...
متن کاملA Fast Algorithm for Computing the Euler Number of an Image and its VLSI Implementation
Digital images are convenient media for describ ing and storing spatial temporal spectral and physical components of information contained in a variety of domains e g aerial satellite images in remote sensing medical images in telemedicine ngerprints in forensics museum collections in art history and registration of trademarks and logos Euler number is a fundamental topological feature of an im...
متن کاملRealisation of Soft Morphological Filters
A new technique for the realisation of soft morphological filters based on the majority gate algorithm is presented in this paper. A pipelined systolic array architecture suitable to perform soft morphological filtering is also presented. The processing times of the proposed hardware structure do not depend on the data window size and the required silicon area is linearly related to the number ...
متن کامل